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Fully Depleted MAPS in 110-nm CMOS Process
With 100–300-µm Active Substrate
Lucio Pancheri , Member, IEEE, Raffaele A. Giampaolo, Andrea Di Salvo, Serena Mattiazzo ,
Thomas Corradino, Piero Giubilato, Romualdo Santoro , Massimo Caccia , Giovanni Margutti,
Jonhatan E. Olave, Manuel Rolo, and Angelo Rivetti
Abstract— This article presents a fully depleted1
monolithic active pixel sensor technology compatible with2
a standard deep submicrometer 110-nm CMOS process.3
Passive test pixels structures, produced in various flavors,4
have proved the feasibility of 100- and 300-µm-thick5
active substrates. Active pixel sensors with monolithically6
integrated analog and digital electronics, consisting of a7
24 × 24 array of pixels with 50-µm pitch, have been shown to8
be fully functional when operating in the full depletion mode.9
Characterization results obtained with a proton microbeam10
and a 55Fe radiation source are presented and discussed.11
Index Terms— CMOS, monolithic active pixel sensor12
(MAPS), radiation detector, silicon.13
I. INTRODUCTION14
MONOLITHIC active pixel sensors (MAPSs) are emerg-15 ing as a viable alternative to hybrid pixels in charged-16
particles’ detection and high-energy photons imaging, showing17
advantages in both performance and overall costs per unit18
area [1]–[3].19
The reconstruction with the highest precision of the20
perigee parameters of charged-particle trajectories in a dense21
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environment calls for pixel pitches of tens of micrometers, low 22
material budget, a high signal-over-noise ratio, and limited dif- 23
fusion of the charge carriers originated by the impinging par- 24
ticle. These specifications can be obtained with a monolithic 25
design implemented on a fully depleted (FD) high-resistivity 26
substrate. As a consequence, FD-MAPSs are raising a signif- 27
icant interest in the high-energy physics community [4], [5]. 28
FD-MAPSs have also been proposed for X-ray imaging [6], 29
where an active substrate of 300–500 µm would enable an 30
efficient detection of photon energies up to 15 keV. Other 31
applications, such as medical particle tomography and tracking 32
in space experiments, would benefit from the low material 33
budget, fine pixel pitch, and low power consumption offered 34
by MAPS sensors [7], [8]. 35
As a general trend in the development of pixel sensors, 36
the complexity of on-chip digital functions is increasing, 37
making it easier to integrate and deploy a complete sensor sys- 38
tem. Moreover, event-driven readout schemes are frequently 39
adopted to reduce power consumption and, in turn, relax the 40
requirements of the cooling systems, impacting on the overall 41
system material budget. To these purposes, very scaled process 42
nodes should be used to reduce the area and to increase the 43
speed of on-chip digital electronics. 44
The latest FD-MAPS design efforts in the high-energy 45
physics community are adopting 180- and 150-nm process 46
nodes. Most of the developments, in this respect, have been 47
devoted to the implementation of devices with a depletion 48
region ranging from a few tens of micrometer and hundreds of 49
micrometer [4], [5]. In [4], large depletion regions are obtained 50
by including the electronics inside a deep n-well that is used 51
as a collection node for the electrons generated by the incident 52
charged particles. This approach has demonstrated an excellent 53
radiation hardness and a fast charge collection, but the sensor 54
capacitance is relatively large, and a nonnegligible part of the 55
pixel area cannot be used to accommodate the readout circuits. 56
Scaling to very small pixels is thus very challenging while 57
using such topology. 58
An alternative approach, arising from an evolution of the 59
pixels designed for the ALICE detector [1], uses small sensing 60
nodes while implanting a low-doped n-type region below the 61
electronics [5]. In this way, most of the generated charges can 62
be collected by drift, while the area and the capacitance of 63
the sensors are maintained small, granting scalability toward 64
0018-9383 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See https://www.ieee.org/publications/rights/index.html for more information.
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small pixel sizes. This approach, although excellent for particle65
tracking, cannot be easily extended to an active thickness in66
excess of 100 µm since the space-charge region extends from67
the top surface of the sensor, thus limiting the applicable68
voltage at the sensor top side.69
The possibility of FD thick substrates in CMOS-integrated70
sensors has been first explored in [9], demonstrating an FD71
sensor with p-type substrate and a n-type backside implanta-72
tion. In the first prototype, the electronics were made entirely73
of p-type transistors. A similar approach was adopted in [10],74
using a CMOS process with n-type substrates and implanting75
a p+ region on the back.76
Full depletion can also be obtained using a silicon-on-77
insulator process. Although the radiation damage of the insu-78
lator oxide poses several challenges related to parameter drift79
in the transistor characteristics, the latest advancements have80
greatly improved the radiation hardness of the process, and81
sensors with depletion regions up to 500 µm thick have been82
demonstrated [11].83
In this article, we present a technology platform for the84
implementation of FD MAPS based on a modified 110-nm85
CMOS process. The process node was chosen to enable the86
in-pixel implementation of complex digital functions while87
keeping low prototyping and production costs. Backside88
processing was used to create a junction on the bottom89
surface that is biased to deplete the whole sensor substrate.90
This article is structured as follows. Section II discusses91
the simulated characteristics with reference to geometry and92
process parameters. In Section III, the design of pixel test93
structures and a small array of active pixels with integrated94
electronics are presented. Section IV presents the results of95
the characterization of the arrays compared with the expec-96
tations according to the simulation. The perspectives for this97
technology are highlighted in Section V.98
II. SENSOR CONCEPT99
The process was developed starting from a 110-nm indus-100
trial CMOS with 1.2-V transistors and six metal layers. A few101
add-ons were necessary to allow for full substrate depletion102
with electron collection at the sensing electrodes. A concept103
cross section of the pixel array is shown in Fig. 1 [12].104
The standard p-type substrate was replaced with an n-type105
floating zone material. Wafer thinning and backside lithog-106
raphy were necessary to introduce a junction at the bottom107
surface, used to bias the substrate to full depletion while108
maintaining a low voltage at the front side. A shallow boron-109
doped region was implanted on the rear side of the wafer, and110
the dopants were activated by laser annealing. Since, at large111
wafer thicknesses, the voltage needed for sensor full depletion112
exceeds 150 V, a termination structure composed of multiple113
guard rings was introduced.114
A deep p-well scheme was used to prevent the n-wells115
hosting p-MOSFETs from collecting the charge generated116
by radiation in the substrate. Care had to be taken to limit117
the punchthrough current between the back-side junction and118
the deep p-well at sensor full depletion. A good control of119
punchthrough could be obtained either by increasing the bias120
Fig. 1. FD pixel sensor cross section.
Fig. 2. Simulated 2-D potential profile and electric-field lines at full
depletion. The simulation domain includes part of the guard rings and
2 pixels with 25-µm pitch. Only the sensor surface region is shown.
voltage at the pixel sensor nodes or by increasing the n-dopant 121
concentration below the p-wells. Since the sensors had to be 122
directly coupled to the low-voltage electronics, the second 123
solution was adopted, by adding an n-doped epitaxial layer, 124
having a resistivity lower than the substrate, to the process 125
flow. 126
TCAD simulations were used to tune the process parame- 127
ters. The simulated potential profile at full depletion for a 128
domain, including 2 pixels and part of the surface guard ring, 129
is shown in Fig. 2. Electric-field lines are orthogonal to the 130
sensor surface up to the bottom of the deep p-wells, and then, 131
they deviate horizontally toward the collection electrodes. 132
The full depletion and punchthrough voltages were simu- 133
lated on this domain by introducing a small unbalance (10 mV) 134
between pixel and guard ring bias voltages. The current 135
flowing at the sensing electrodes and at the backside as a 136
function of applied backside bias is shown in Fig. 3. At low 137
reverse voltage, the substrate is not FD, and resistive paths 138
exist between the pixels and the guard ring, leading to a macro- 139
scopic current. As the bias voltage is increased, a sharp current 140
drop is observed, indicating the onset of full depletion. The 141
depletion voltage is reduced by increasing the voltage applied 142
at the front side to the sensor nodes. If the backside voltage 143
is further increased, a punchthrough current starts flowing and 144
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Fig. 3. Simulated sensor and backside current as a function of backside
voltage for two values of sensor thickness [100 µm, (left) and 300 µm
(right)]. Pixel pitch is 25 µm.
Fig. 4. Simulated transient current signal with an incident MIP for two
different values of sensor thickness [100 µm (left) and 300 µm (right)]
and pixel pitch [25 µm (top) and 50 µm (bottom)].
eventually reaches very large values. The voltage difference145
between breakdown and punchthrough voltages depends on the146
sensor bias. At a sensor voltage between 0.6 and 1 V that can147
be applied if the sensor is directly coupled to the electronic148
readout channels, the difference between full depletion and149
punchthrough is a fraction of 10%–20% of the applied bias150
voltage. This value is large enough to reliably accommodate151
the operation of a pixel array, considered possible doping152
gradients and nonuniformities between the pixels.153
Charge collection dynamics upon the incidence of a min-154
imum ionizing particle (MIP) were also simulated. The155
MIP was modeled as a continuous charge density of156
80 e–h pairs/µm, orthogonal to the sensor surface and extend-157
ing throughout the sensor thickness. With reference to the sim-158
ulation domain shown in Fig. 2, several positions of incidence159
were considered for the MIP. The current signal generated at160
the sensor is shown in Fig. 4 for two different MIP incidence161
positions, two values of pixel pitch (25 and 50 µm), and two162
values of sensor thickness (100 and 300 µm). As expected,163
complete charge collection is observed in less than 5 and 10 ns,164
Fig. 5. Simulated collected charge at the sensor periphery as a
function of the position of the incident particle for two different values
of sensor thickness [100 µm (top) and 300 µm (bottom)] and pixel pitch
[25 µm (left) and 50 µm (right)].
respectively, for 100 and 300 µm thickness when the MIP is 165
incident in the center of the pixel. If the MIP is incident at 166
the pixel periphery, the collection speed depends on the pixel 167
pitch; at 50-µm pitch, the collection time approximately dou- 168
bles since the charge generated in the substrate first reaches the 169
bottom of the deep p-well and then drifts horizontally toward 170
the collection node. Even considering this worst case situation, 171
however, the charge is completely collected within 20 ns. 172
In 25-µm pixels, on the contrary, the collection time is only 173
slightly degraded, as a result of the smaller horizontal distance 174
traveled by electrons generated at the pixel periphery. 175
The integrated charge as a function of the MIP incidence 176
position is shown in Fig. 5. Charge sharing between the pixels 177
for two values of thickness and pixel pitch can be observed. 178
As expected, sharing slightly increases by increasing the pixel 179
pitch and sensor thickness, but, in all the cases considered 180
here, the effect is confined to the nearest neighboring pixels. 181
III. ACTIVE PIXEL ARRAY AND TEST STRUCTURES 182
A 576-active pixel array was designed as a test bench to val- 183
idate the performance of the proposed technology [13], [14]. 184
The pixels are organized in four sectors, each one consisting 185
of 6 columns of 24 pixels. An end-of-column (EoC) block 186
manages the column logic, handling pixel configuration and 187
controlling data transmission. In this way, each sector works in 188
parallel with the others. To read out the data for a single sector, 189
two clocks are used. The first controls the shift register in the 190
EoC to select the column, whereas the second one is dedicated 191
to the row shift register. In a typical case, they, respectively, 192
work at 5 and 0.2 MHz. Thus, the whole array can be read in 193
less than 30 µs using a 5-MHz clock. 194
A single 50-µm pitch pixel hosts both the electrode and 195
the in-pixel electronics. The sensing electrode, together with 196
a surrounding area clear from electronic circuits, occupies a 197
region of 20 µm × 20 µm, and it is centered in the pixel area. 198
The remaining area is partitioned between the analog front end 199
and the digital logic. 200
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Fig. 6. Pixel readout block scheme.
The readout chain is shown in Fig. 6. The radiation-201
generated current signal is amplified by a charge-sensitive202
amplifier (CSA) circuit. A sample and hold circuitry, designed203
to perform correlated double sampling (CDS) operation,204
follows the CSA. Metal–insulator–metal (MIM) capacitors205
are used to store the signal at this stage. Two analog buffers are206
included to transmit the analog output signal along the column.207
The charge-integrating amplifier, designed to maximize the208
signal-to-noise ratio (SNR), is based on a telescopic cascode209
architecture with a feedback capacitor C f and a minimum-210
size pMOS reset switch. C f has been chosen equal to 5.8 fF,211
giving a postlayout simulation gain of 130 mV/fC. The output212
dynamic range of the amplifier is defined by considering the213
expected signal for an MIP in a 300-µm-thick detector. Thus,214
for 3.8 fC (corresponding to 80 e–h pairs/ µm in 300 µm215
thickness), the output voltage signal matches the linear output216
range of the amplifier, which is around 500 mV. This gain also217
ensures a good SNR for MIPs in substrates with a thickness218
as low as 50 µm.219
The pixel unit is also equipped with a digital logic to220
manage data readout and to define the pixel functions. A 3-bit221
in-pixel register allows to switch OFF defective pixels, enable222
the injection of a test pulse for the electrical characterization223
of the readout electronics, and enable the buffer amplifier for224
data transmission. To study digital noise coupling between225
the analog and digital sections of the design, each pixel226
accommodates a digital buffer made by 18 elements, each with227
a bandwidth of 5 GHz, designed to inject digital noise.228
Fig. 7 shows a micrograph of the active pixel array, with229
a group of 4 pixels in the magnified area. At the center of230
the pixels, an area free from metal is present to allow the231
illumination from the top. This feature was included to carry232
out studies with laser sources.233
The pixels were designed for a power consumption around234
6 µW. Providing a power supply of 1.2 V, the power consump-235
tion of the pixel array in the static and dynamic conditions236
is, respectively, 3.84 and 6.4 mW, without considering the237
contribution of digital and EoC logic.238
Small pixel arrays, formed by pixels free from electronic239
readout circuits, were designed to allow additional flexibility240
in the experimental evaluation of sensor and process charac-241
teristics [12]. In these arrays, these are termed pseudomatrices242
(PMs) since all the sensing electrodes in the pixels are con-243
nected to the same pad, and pixels with both 50- and 25-µm244
pitch were included.245
Fig. 7. Micrograph of active pixel array. Inset: close-up of 4 pixels.
TABLE I
PRODUCED SENSOR SAMPLES
Two fabrication runs, including both pixel arrays and 246
PM test structures, were produced on high-resistivity wafers 247
(ρ > 2 k · cm) that were thinned to 300 and 100 µm prior 248
to backside processing. A summary of the devices presented 249
in this article is shown in Table I, highlighting their main 250
geometrical characteristics. 251
IV. EXPERIMENTAL RESULTS 252
An extensive experimental test campaign has been carried 253
out on both the test structures and the active pixel arrays in 254
order to assess their functionality. This section summarizes 255
the most meaningful results, discussed with reference to the 256
simulated characteristics presented in Section II. 257
A. Electrical Characterization 258
Static electrical characterizations have been performed at 259
room temperature on PM structures in order to evaluate 260
full depletion and punchthrough voltages for different pixel 261
sizes, thicknesses, and bias conditions. Current–voltage (I–V ) 262
curves have been measured using a four-channel semicon- 263
ductor parameter analyzer. In the measurements, the same 264
conditions used for the simulations described in Section II 265
have been applied; the p-wells were biased at 0 V, the sensing 266
nodes and the guard ring were biased between 0 and 1 V, and 267
a negative bias sweep was applied to the backside contact. The 268
measured sensor and backside currents are shown in Fig. 8 as 269
a function of the backside bias voltage for PMs with 25-µm 270
pitch. While the sensor current is plotted for three different 271
values of sensor voltage, only one curve is shown for the 272
backside current since no dependence on sensor voltage was 273
observed. 274
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Fig. 8. Measured I–V curves for 100 µm (left) and 300 µm (right) thick
PM sensors. Pixel pitch is 25 µm.
When compared with the simulated curves in Fig. 3,275
an excellent agreement was found in both the full depletion276
and the punchthrough voltage for both the device thicknesses277
and sensor bias voltages. The simulated and measured currents278
differ by several orders of magnitude due to the different279
sizes of the simulation domain (single pixel, 25 µm × 1 µm280
in 2-D simulations) and PM sensors (400 µm × 450 µm total281
active area). In the 300-µm-thick sensors, the measured dark282
current is more than one order of magnitude smaller than in283
100-µm-thick sensors. Further investigations are going on to284
understand the origin of this difference, probably due to the285
different processing conditions. The I–V curves measured on286
pixels with 50-µm pitch are very similar to the ones shown287
in Fig. 8.288
B. Microbeam Sensor Characterization289
The PMs have been tested at the RBI microbeam facility290
in Zagreb, Croatia [15]. The microbeam has been generated291
using a 1-MV Tandetron accelerator capable of delivering292
protons in the 0.5–2.0-MeV range; 2-MeV proton beams with293
σspot ≈ 2 µm have been focused onto PM structures with294
different pixel sizes and thickness (see Table I). Protons of295
this energy have been simulated to have a Bragg peak located296
at a depth λ ≈ 47 µm in silicon. As a result, the number of297
collected carriers and, in turn, the output signal is expected to298
be independent of the sensor thickness. The proton flux was299
adjusted to provide a maximum hit rate of 2 kHz.300
The DUTs have been wire bonded to a specifically designedAQ:4 301
PCB equipped with p-i-n connectors to bias the collection302
electrodes, guard rings, and p-wells. The bias voltages were303
supplied by a HAMEG HMP2030 power supply, while the304
high-voltage power supply was an NHQ 202M. As shown305
in Fig. 9, an ORTEC 142-A bias-T preamplifier with a306
20-mV/MeV gain has been connected between the pixel307
array and the biasing module. An ORTEC 570 voltage308
amplifier was connected between the preamplifier and a309
CANBERRA 8075 12-bit 10-V ADC.310
Different bidimensional scans were performed by varying311
the sensor bias voltage to measure the uniformity in the charge312
Fig. 9. Schematic of the PM bias and amplification circuits used at the
proton microbeam.
collection efficiency (CCE) and characterize the transition at 313
the boundary between the pixels and the guard ring. 314
The gain of the full readout chain was optimized to maxi- 315
mize the SNR of the output signal. The overall gain, depending 316
on the gain of the different amplification stages, was tuned as 317
follows: 318
G = G1 × G2 = 20 mVMeV × 1.5 × 100
mV
mV
= 3 V
MeV
(1) 319
where G1 and G2 are, respectively, the gain of the preamplifier 320
and the voltage amplifier. 321
Considering the beam energy, E = 2 MeV, which is 322
fully absorbed within 60 µm, the following theoretical output 323
voltage is expected: 324
Vth = G × E ≈ 6 V. (2) 325
In the measurements, the signal output was acquired as 326
a function of the microbeam position. Maps with 128 × 327
128 points were acquired in different areas of the sensor, both 328
in the center of the pixel array and near the boundary between 329
the pixels and the guard ring. In the former case, the map can 330
be used to calculate uniformity of the CCE along the array, 331
whereas in the latter case, some information on the spatial 332
resolution of the sensor can be inferred. 333
The sensor output signal, expressed in ADC counts, 334
is shown in Fig. 10 for two PM structures. To better appreciate 335
the variation of the signal with beam position, the maps have 336
been sliced along and across the sensing electrodes. The results 337
are shown in Fig. 11. 338
The top plots show the CCE variation between the sensor 339
electrodes and the metal lines. In the uniform regions between 340
two metal lines, the mean value was 6.10 V, in good agreement 341
with the expected one. 342
In the regions under the metal lines, having a width 343
of 15 and 8 µm for the PMs with 50- and 25-µm pitch, 344
respectively, and a thickness of 2.32 µm, a 2% reduction in the 345
collected charge can be estimated, while simulations predict a 346
reduction of 3.5%. This slight discrepancy is due to the limited 347
width of the metal lines, which does not allow observing a 348
region with uniform response due to the finite spot size. 349
The bottom plots in Fig. 11, showing the signal along the 350
vertical slices, offer information on charge sharing between 351
the pixels and the guard ring. In the 100-µm sensor, the signal 352
rises from 10% to 90% in 22 µm independently of the reverse 353
bias. In the 300-µm sensor, on the other hand, the width of the 354
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Fig. 10. Microbeam scan of 100 µm sensor with 50-µm pixel pitch (left)
and 300-µm sensor with a 25-µm pixel pitch (right). The microbeam scan
step is equal to ∆X ≈ 1.35 µm. The horizontal cut (blue line) is done
across the second electrode from the matrix edge, whereas the vertical
cut (red line ) is performed halfway between the metal lines, i.e., along
the collecting electrodes.
Fig. 11. Signal amplitude profiles at different bias voltages on the
100-µm (left) and 300-µm (right) thick sensors. The profiles are shown
along (top) and across (bottom) the sensing electrodes in the same
location as in Fig. 10.
transition region decreases from 34 to 26 µm as the reverse355
bias increases. These results are in good agreement with the356
simulations in Fig. 5.357
C. Active Pixel Sensor Characterization With 55Fe358
Source359
A test campaign on the active pixel array with a 55Fe360
calibration source was carried out in order to characterize both361
the sensor and its front-end electronics.362
Fig. 12. Reconstructed spectrum of 55Fe source for all clusters (left)
and for seed signals (right) at Vbias = −200 V. The fits are superimposed
to the distributions.
The reconstructed spectrum of the absorbed photoelectrons 363
was first used to calibrate the pixel response sector by sector. 364
In the following discussion, all data refer to one of the 365
four sectors at Vbias = −200 V and for an integration time 366
of 12.8 µs. This value has been chosen to collect enough 367
statistics in a reasonable amount of time, without increas- 368
ing the noise contribution, due to the leakage current, too 369
much. Cluster signals were reconstructed by applying a double 370
threshold method on a matrix of 5×5 pixels selected around a 371
candidate cluster seed. Clusters were requested to have a seed 372
pixel with an SNR, S/N, of at least 6.0 and the neighboring 373
pixels an S/N in excess of 4.0. 374
In Fig. 12, we show the spectrum of the cluster signals 375
(left) and the one of the seed pixels only (right). The energy 376
peak of the distribution, including all clusters (mean value 377
≈ 439 ADC), was used to calibrate the pixel response. 378
The analog gain of the full readout chain was found to 379
be ≈ 124 mV/fC, in good agreement with simulations 380
(≈ 130 mV/fC). The energy resolution [full-width at half- 381
maximum (FWHM)] depends on the cluster multiplicity; it is 382
≈ 1.1 keV when all clusters are included (regardless of their 383
size) and is reduced to ≈ 0.7 keV for single-pixel clusters. 384
On the seed value distribution, the peak corresponding to 385
the full charge collection of the 5.9-keV photoelectrons can 386
be recognized at ≈ 449 ADC. The charge deficit of ≈ 1% 387
with respect to the distribution, including all clusters, puts 388
a lower limit to the CCE of the detector. It is interesting 389
to note that also the peak of the 6.5-keV photons, centered 390
at ≈ 500 ADC, can be distinguished. We used the gain 391
information to evaluate the noise performance of the prototype 392
(sensor and electronics). For each pixel, its noise was measured 393
as the rms of the pedestal distribution in dark conditions. The 394
noise distribution for the full matrix is ≈ 12 ADC (two ADCs 395
coming from the readout chain: DAQ and readout boards) 396
which, expressed in electrons after the calibration, is shown 397
in Fig. 13. The mean noise value is found to be ≈ 40 e− at 398
room temperature. 399
In order to study the charge sharing between the pixels in 400
the two configurations, the cluster size and shape were also 401
analyzed, applying both front- and back-side irradiation. The 402
results are shown in Fig. 14, on the left for front illumination 403
and on the right for back illumination. It can be observed, 404
in both cases, how the cluster size is limited to 4 pixels 405
since clusters with a multiplicity larger than 5 are only a 406
small fraction of the total (<1%). This proves how charge 407
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Fig. 13. Noise distribution at room temperature with Vbias = −200 V
and an integration time of 12.8 µs.
Fig. 14. Cluster size at Vbias = −200 V in front illumination (left) and in
back illumination (right).
sharing is small, and the cluster size is mainly affected by the408
photon conversion position. In addition, the observation that409
the cluster size in back illumination is comparable with the410
one in front illumination confirms that, at the selected voltage,411
the sensor is FD and charge collection is dominated by the drift412
mechanism.413
V. CONCLUSION414
In this article, we have demonstrated the feasibility of415
FD-MAPS in a 110-nm CMOS process. The first experimental416
results confirm the expected sensor characteristics for a pixel417
thickness up to 300 µm and a pixel pitch down to 25 µm.418
A large-area active pixel detector is currently under develop-419
ment and will be used to validate the technology in the context420
of a charged-particle tracking experiment. The interest of the421
developed process, however, is not limited to charged-particle422
detection applications. The detection of photons with high423
penetration depth, i.e., X-ray imaging as well as time-resolved424
near-infrared imaging, are potentially interesting application425
scenarios where the proposed technology can be competitive426
with other state-of-the-art approaches.427
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Fully Depleted MAPS in 110-nm CMOS Process
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Abstract— This article presents a fully depleted1
monolithic active pixel sensor technology compatible with2
a standard deep submicrometer 110-nm CMOS process.3
Passive test pixels structures, produced in various flavors,4
have proved the feasibility of 100- and 300-μm-thick5
active substrates. Active pixel sensors with monolithically6
integrated analog and digital electronics, consisting of a7
24 × 24 array of pixels with 50-μm pitch, have been shown to8
be fully functional when operating in the full depletion mode.9
Characterization results obtained with a proton microbeam10
and a 55Fe radiation source are presented and discussed.11
Index Terms— CMOS, monolithic active pixel sensor12
(MAPS), radiation detector, silicon.13
I. INTRODUCTION14
MONOLITHIC active pixel sensors (MAPSs) are emerg-15 ing as a viable alternative to hybrid pixels in charged-16
particles’ detection and high-energy photons imaging, showing17
advantages in both performance and overall costs per unit18
area [1]–[3].19
The reconstruction with the highest precision of the20
perigee parameters of charged-particle trajectories in a dense21
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environment calls for pixel pitches of tens of micrometers, low 22
material budget, a high signal-over-noise ratio, and limited dif- 23
fusion of the charge carriers originated by the impinging par- 24
ticle. These specifications can be obtained with a monolithic 25
design implemented on a fully depleted (FD) high-resistivity 26
substrate. As a consequence, FD-MAPSs are raising a signif- 27
icant interest in the high-energy physics community [4], [5]. 28
FD-MAPSs have also been proposed for X-ray imaging [6], 29
where an active substrate of 300–500 μm would enable an 30
efficient detection of photon energies up to 15 keV. Other 31
applications, such as medical particle tomography and tracking 32
in space experiments, would benefit from the low material 33
budget, fine pixel pitch, and low power consumption offered 34
by MAPS sensors [7], [8]. 35
As a general trend in the development of pixel sensors, 36
the complexity of on-chip digital functions is increasing, 37
making it easier to integrate and deploy a complete sensor sys- 38
tem. Moreover, event-driven readout schemes are frequently 39
adopted to reduce power consumption and, in turn, relax the 40
requirements of the cooling systems, impacting on the overall 41
system material budget. To these purposes, very scaled process 42
nodes should be used to reduce the area and to increase the 43
speed of on-chip digital electronics. 44
The latest FD-MAPS design efforts in the high-energy 45
physics community are adopting 180- and 150-nm process 46
nodes. Most of the developments, in this respect, have been 47
devoted to the implementation of devices with a depletion 48
region ranging from a few tens of micrometer and hundreds of 49
micrometer [4], [5]. In [4], large depletion regions are obtained 50
by including the electronics inside a deep n-well that is used 51
as a collection node for the electrons generated by the incident 52
charged particles. This approach has demonstrated an excellent 53
radiation hardness and a fast charge collection, but the sensor 54
capacitance is relatively large, and a nonnegligible part of the 55
pixel area cannot be used to accommodate the readout circuits. 56
Scaling to very small pixels is thus very challenging while 57
using such topology. 58
An alternative approach, arising from an evolution of the 59
pixels designed for the ALICE detector [1], uses small sensing 60
nodes while implanting a low-doped n-type region below the 61
electronics [5]. In this way, most of the generated charges can 62
be collected by drift, while the area and the capacitance of 63
the sensors are maintained small, granting scalability toward 64
0018-9383 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See https://www.ieee.org/publications/rights/index.html for more information.
IEE
E P
ro
of
2 IEEE TRANSACTIONS ON ELECTRON DEVICES
small pixel sizes. This approach, although excellent for particle65
tracking, cannot be easily extended to an active thickness in66
excess of 100 μm since the space-charge region extends from67
the top surface of the sensor, thus limiting the applicable68
voltage at the sensor top side.69
The possibility of FD thick substrates in CMOS-integrated70
sensors has been first explored in [9], demonstrating an FD71
sensor with p-type substrate and a n-type backside implanta-72
tion. In the first prototype, the electronics were made entirely73
of p-type transistors. A similar approach was adopted in [10],74
using a CMOS process with n-type substrates and implanting75
a p+ region on the back.76
Full depletion can also be obtained using a silicon-on-77
insulator process. Although the radiation damage of the insu-78
lator oxide poses several challenges related to parameter drift79
in the transistor characteristics, the latest advancements have80
greatly improved the radiation hardness of the process, and81
sensors with depletion regions up to 500 μm thick have been82
demonstrated [11].83
In this article, we present a technology platform for the84
implementation of FD MAPS based on a modified 110-nm85
CMOS process. The process node was chosen to enable the86
in-pixel implementation of complex digital functions while87
keeping low prototyping and production costs. Backside88
processing was used to create a junction on the bottom89
surface that is biased to deplete the whole sensor substrate.90
This article is structured as follows. Section II discusses91
the simulated characteristics with reference to geometry and92
process parameters. In Section III, the design of pixel test93
structures and a small array of active pixels with integrated94
electronics are presented. Section IV presents the results of95
the characterization of the arrays compared with the expec-96
tations according to the simulation. The perspectives for this97
technology are highlighted in Section V.98
II. SENSOR CONCEPT99
The process was developed starting from a 110-nm indus-100
trial CMOS with 1.2-V transistors and six metal layers. A few101
add-ons were necessary to allow for full substrate depletion102
with electron collection at the sensing electrodes. A concept103
cross section of the pixel array is shown in Fig. 1 [12].104
The standard p-type substrate was replaced with an n-type105
floating zone material. Wafer thinning and backside lithog-106
raphy were necessary to introduce a junction at the bottom107
surface, used to bias the substrate to full depletion while108
maintaining a low voltage at the front side. A shallow boron-109
doped region was implanted on the rear side of the wafer, and110
the dopants were activated by laser annealing. Since, at large111
wafer thicknesses, the voltage needed for sensor full depletion112
exceeds 150 V, a termination structure composed of multiple113
guard rings was introduced.114
A deep p-well scheme was used to prevent the n-wells115
hosting p-MOSFETs from collecting the charge generated116
by radiation in the substrate. Care had to be taken to limit117
the punchthrough current between the back-side junction and118
the deep p-well at sensor full depletion. A good control of119
punchthrough could be obtained either by increasing the bias120
Fig. 1. FD pixel sensor cross section.
Fig. 2. Simulated 2-D potential profile and electric-field lines at full
depletion. The simulation domain includes part of the guard rings and
2 pixels with 25-μm pitch. Only the sensor surface region is shown.
voltage at the pixel sensor nodes or by increasing the n-dopant 121
concentration below the p-wells. Since the sensors had to be 122
directly coupled to the low-voltage electronics, the second 123
solution was adopted, by adding an n-doped epitaxial layer, 124
having a resistivity lower than the substrate, to the process 125
flow. 126
TCAD simulations were used to tune the process parame- 127
ters. The simulated potential profile at full depletion for a 128
domain, including 2 pixels and part of the surface guard ring, 129
is shown in Fig. 2. Electric-field lines are orthogonal to the 130
sensor surface up to the bottom of the deep p-wells, and then, 131
they deviate horizontally toward the collection electrodes. 132
The full depletion and punchthrough voltages were simu- 133
lated on this domain by introducing a small unbalance (10 mV) 134
between pixel and guard ring bias voltages. The current 135
flowing at the sensing electrodes and at the backside as a 136
function of applied backside bias is shown in Fig. 3. At low 137
reverse voltage, the substrate is not FD, and resistive paths 138
exist between the pixels and the guard ring, leading to a macro- 139
scopic current. As the bias voltage is increased, a sharp current 140
drop is observed, indicating the onset of full depletion. The 141
depletion voltage is reduced by increasing the voltage applied 142
at the front side to the sensor nodes. If the backside voltage 143
is further increased, a punchthrough current starts flowing and 144
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Fig. 3. Simulated sensor and backside current as a function of backside
voltage for two values of sensor thickness [100 μm, (left) and 300 μm
(right)]. Pixel pitch is 25 μm.
Fig. 4. Simulated transient current signal with an incident MIP for two
different values of sensor thickness [100 μm (left) and 300 μm (right)]
and pixel pitch [25 μm (top) and 50 μm (bottom)].
eventually reaches very large values. The voltage difference145
between breakdown and punchthrough voltages depends on the146
sensor bias. At a sensor voltage between 0.6 and 1 V that can147
be applied if the sensor is directly coupled to the electronic148
readout channels, the difference between full depletion and149
punchthrough is a fraction of 10%–20% of the applied bias150
voltage. This value is large enough to reliably accommodate151
the operation of a pixel array, considered possible doping152
gradients and nonuniformities between the pixels.153
Charge collection dynamics upon the incidence of a min-154
imum ionizing particle (MIP) were also simulated. The155
MIP was modeled as a continuous charge density of156
80 e–h pairs/μm, orthogonal to the sensor surface and extend-157
ing throughout the sensor thickness. With reference to the sim-158
ulation domain shown in Fig. 2, several positions of incidence159
were considered for the MIP. The current signal generated at160
the sensor is shown in Fig. 4 for two different MIP incidence161
positions, two values of pixel pitch (25 and 50 μm), and two162
values of sensor thickness (100 and 300 μm). As expected,163
complete charge collection is observed in less than 5 and 10 ns,164
Fig. 5. Simulated collected charge at the sensor periphery as a
function of the position of the incident particle for two different values
of sensor thickness [100 μm (top) and 300 μm (bottom)] and pixel pitch
[25 μm (left) and 50 μm (right)].
respectively, for 100 and 300 μm thickness when the MIP is 165
incident in the center of the pixel. If the MIP is incident at 166
the pixel periphery, the collection speed depends on the pixel 167
pitch; at 50-μm pitch, the collection time approximately dou- 168
bles since the charge generated in the substrate first reaches the 169
bottom of the deep p-well and then drifts horizontally toward 170
the collection node. Even considering this worst case situation, 171
however, the charge is completely collected within 20 ns. 172
In 25-μm pixels, on the contrary, the collection time is only 173
slightly degraded, as a result of the smaller horizontal distance 174
traveled by electrons generated at the pixel periphery. 175
The integrated charge as a function of the MIP incidence 176
position is shown in Fig. 5. Charge sharing between the pixels 177
for two values of thickness and pixel pitch can be observed. 178
As expected, sharing slightly increases by increasing the pixel 179
pitch and sensor thickness, but, in all the cases considered 180
here, the effect is confined to the nearest neighboring pixels. 181
III. ACTIVE PIXEL ARRAY AND TEST STRUCTURES 182
A 576-active pixel array was designed as a test bench to val- 183
idate the performance of the proposed technology [13], [14]. 184
The pixels are organized in four sectors, each one consisting 185
of 6 columns of 24 pixels. An end-of-column (EoC) block 186
manages the column logic, handling pixel configuration and 187
controlling data transmission. In this way, each sector works in 188
parallel with the others. To read out the data for a single sector, 189
two clocks are used. The first controls the shift register in the 190
EoC to select the column, whereas the second one is dedicated 191
to the row shift register. In a typical case, they, respectively, 192
work at 5 and 0.2 MHz. Thus, the whole array can be read in 193
less than 30 μs using a 5-MHz clock. 194
A single 50-μm pitch pixel hosts both the electrode and 195
the in-pixel electronics. The sensing electrode, together with 196
a surrounding area clear from electronic circuits, occupies a 197
region of 20 μm × 20 μm, and it is centered in the pixel area. 198
The remaining area is partitioned between the analog front end 199
and the digital logic. 200
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Fig. 6. Pixel readout block scheme.
The readout chain is shown in Fig. 6. The radiation-201
generated current signal is amplified by a charge-sensitive202
amplifier (CSA) circuit. A sample and hold circuitry, designed203
to perform correlated double sampling (CDS) operation,204
follows the CSA. Metal–insulator–metal (MIM) capacitors205
are used to store the signal at this stage. Two analog buffers are206
included to transmit the analog output signal along the column.207
The charge-integrating amplifier, designed to maximize the208
signal-to-noise ratio (SNR), is based on a telescopic cascode209
architecture with a feedback capacitor C f and a minimum-210
size pMOS reset switch. C f has been chosen equal to 5.8 fF,211
giving a postlayout simulation gain of 130 mV/fC. The output212
dynamic range of the amplifier is defined by considering the213
expected signal for an MIP in a 300-μm-thick detector. Thus,214
for 3.8 fC (corresponding to 80 e–h pairs/ μm in 300 μm215
thickness), the output voltage signal matches the linear output216
range of the amplifier, which is around 500 mV. This gain also217
ensures a good SNR for MIPs in substrates with a thickness218
as low as 50 μm.219
The pixel unit is also equipped with a digital logic to220
manage data readout and to define the pixel functions. A 3-bit221
in-pixel register allows to switch OFF defective pixels, enable222
the injection of a test pulse for the electrical characterization223
of the readout electronics, and enable the buffer amplifier for224
data transmission. To study digital noise coupling between225
the analog and digital sections of the design, each pixel226
accommodates a digital buffer made by 18 elements, each with227
a bandwidth of 5 GHz, designed to inject digital noise.228
Fig. 7 shows a micrograph of the active pixel array, with229
a group of 4 pixels in the magnified area. At the center of230
the pixels, an area free from metal is present to allow the231
illumination from the top. This feature was included to carry232
out studies with laser sources.233
The pixels were designed for a power consumption around234
6 μW. Providing a power supply of 1.2 V, the power consump-235
tion of the pixel array in the static and dynamic conditions236
is, respectively, 3.84 and 6.4 mW, without considering the237
contribution of digital and EoC logic.238
Small pixel arrays, formed by pixels free from electronic239
readout circuits, were designed to allow additional flexibility240
in the experimental evaluation of sensor and process charac-241
teristics [12]. In these arrays, these are termed pseudomatrices242
(PMs) since all the sensing electrodes in the pixels are con-243
nected to the same pad, and pixels with both 50- and 25-μm244
pitch were included.245
Fig. 7. Micrograph of active pixel array. Inset: close-up of 4 pixels.
TABLE I
PRODUCED SENSOR SAMPLES
Two fabrication runs, including both pixel arrays and 246
PM test structures, were produced on high-resistivity wafers 247
(ρ > 2 k · cm) that were thinned to 300 and 100 μm prior 248
to backside processing. A summary of the devices presented 249
in this article is shown in Table I, highlighting their main 250
geometrical characteristics. 251
IV. EXPERIMENTAL RESULTS 252
An extensive experimental test campaign has been carried 253
out on both the test structures and the active pixel arrays in 254
order to assess their functionality. This section summarizes 255
the most meaningful results, discussed with reference to the 256
simulated characteristics presented in Section II. 257
A. Electrical Characterization 258
Static electrical characterizations have been performed at 259
room temperature on PM structures in order to evaluate 260
full depletion and punchthrough voltages for different pixel 261
sizes, thicknesses, and bias conditions. Current–voltage (I–V ) 262
curves have been measured using a four-channel semicon- 263
ductor parameter analyzer. In the measurements, the same 264
conditions used for the simulations described in Section II 265
have been applied; the p-wells were biased at 0 V, the sensing 266
nodes and the guard ring were biased between 0 and 1 V, and 267
a negative bias sweep was applied to the backside contact. The 268
measured sensor and backside currents are shown in Fig. 8 as 269
a function of the backside bias voltage for PMs with 25-μm 270
pitch. While the sensor current is plotted for three different 271
values of sensor voltage, only one curve is shown for the 272
backside current since no dependence on sensor voltage was 273
observed. 274
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Fig. 8. Measured I–V curves for 100 μm (left) and 300 μm (right) thick
PM sensors. Pixel pitch is 25 μm.
When compared with the simulated curves in Fig. 3,275
an excellent agreement was found in both the full depletion276
and the punchthrough voltage for both the device thicknesses277
and sensor bias voltages. The simulated and measured currents278
differ by several orders of magnitude due to the different279
sizes of the simulation domain (single pixel, 25 μm × 1 μm280
in 2-D simulations) and PM sensors (400 μm × 450 μm total281
active area). In the 300-μm-thick sensors, the measured dark282
current is more than one order of magnitude smaller than in283
100-μm-thick sensors. Further investigations are going on to284
understand the origin of this difference, probably due to the285
different processing conditions. The I–V curves measured on286
pixels with 50-μm pitch are very similar to the ones shown287
in Fig. 8.288
B. Microbeam Sensor Characterization289
The PMs have been tested at the RBI microbeam facility290
in Zagreb, Croatia [15]. The microbeam has been generated291
using a 1-MV Tandetron accelerator capable of delivering292
protons in the 0.5–2.0-MeV range; 2-MeV proton beams with293
σspot ≈ 2 μm have been focused onto PM structures with294
different pixel sizes and thickness (see Table I). Protons of295
this energy have been simulated to have a Bragg peak located296
at a depth λ ≈ 47 μm in silicon. As a result, the number of297
collected carriers and, in turn, the output signal is expected to298
be independent of the sensor thickness. The proton flux was299
adjusted to provide a maximum hit rate of 2 kHz.300
The DUTs have been wire bonded to a specifically designedAQ:4 301
PCB equipped with p-i-n connectors to bias the collection302
electrodes, guard rings, and p-wells. The bias voltages were303
supplied by a HAMEG HMP2030 power supply, while the304
high-voltage power supply was an NHQ 202M. As shown305
in Fig. 9, an ORTEC 142-A bias-T preamplifier with a306
20-mV/MeV gain has been connected between the pixel307
array and the biasing module. An ORTEC 570 voltage308
amplifier was connected between the preamplifier and a309
CANBERRA 8075 12-bit 10-V ADC.310
Different bidimensional scans were performed by varying311
the sensor bias voltage to measure the uniformity in the charge312
Fig. 9. Schematic of the PM bias and amplification circuits used at the
proton microbeam.
collection efficiency (CCE) and characterize the transition at 313
the boundary between the pixels and the guard ring. 314
The gain of the full readout chain was optimized to maxi- 315
mize the SNR of the output signal. The overall gain, depending 316
on the gain of the different amplification stages, was tuned as 317
follows: 318
G = G1 × G2 = 20 mVMeV × 1.5 × 100
mV
mV
= 3 V
MeV
(1) 319
where G1 and G2 are, respectively, the gain of the preamplifier 320
and the voltage amplifier. 321
Considering the beam energy, E = 2 MeV, which is 322
fully absorbed within 60 μm, the following theoretical output 323
voltage is expected: 324
Vth = G × E ≈ 6 V. (2) 325
In the measurements, the signal output was acquired as 326
a function of the microbeam position. Maps with 128 × 327
128 points were acquired in different areas of the sensor, both 328
in the center of the pixel array and near the boundary between 329
the pixels and the guard ring. In the former case, the map can 330
be used to calculate uniformity of the CCE along the array, 331
whereas in the latter case, some information on the spatial 332
resolution of the sensor can be inferred. 333
The sensor output signal, expressed in ADC counts, 334
is shown in Fig. 10 for two PM structures. To better appreciate 335
the variation of the signal with beam position, the maps have 336
been sliced along and across the sensing electrodes. The results 337
are shown in Fig. 11. 338
The top plots show the CCE variation between the sensor 339
electrodes and the metal lines. In the uniform regions between 340
two metal lines, the mean value was 6.10 V, in good agreement 341
with the expected one. 342
In the regions under the metal lines, having a width 343
of 15 and 8 μm for the PMs with 50- and 25-μm pitch, 344
respectively, and a thickness of 2.32 μm, a 2% reduction in the 345
collected charge can be estimated, while simulations predict a 346
reduction of 3.5%. This slight discrepancy is due to the limited 347
width of the metal lines, which does not allow observing a 348
region with uniform response due to the finite spot size. 349
The bottom plots in Fig. 11, showing the signal along the 350
vertical slices, offer information on charge sharing between 351
the pixels and the guard ring. In the 100-μm sensor, the signal 352
rises from 10% to 90% in 22 μm independently of the reverse 353
bias. In the 300-μm sensor, on the other hand, the width of the 354
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Fig. 10. Microbeam scan of 100 μm sensor with 50-μm pixel pitch (left)
and 300-μm sensor with a 25-μm pixel pitch (right). The microbeam scan
step is equal to ΔX ≈ 1.35 μm. The horizontal cut (blue line) is done
across the second electrode from the matrix edge, whereas the vertical
cut (red line ) is performed halfway between the metal lines, i.e., along
the collecting electrodes.
Fig. 11. Signal amplitude profiles at different bias voltages on the
100-μm (left) and 300-μm (right) thick sensors. The profiles are shown
along (top) and across (bottom) the sensing electrodes in the same
location as in Fig. 10.
transition region decreases from 34 to 26 μm as the reverse355
bias increases. These results are in good agreement with the356
simulations in Fig. 5.357
C. Active Pixel Sensor Characterization With 55Fe358
Source359
A test campaign on the active pixel array with a 55Fe360
calibration source was carried out in order to characterize both361
the sensor and its front-end electronics.362
Fig. 12. Reconstructed spectrum of 55Fe source for all clusters (left)
and for seed signals (right) at Vbias = −200 V. The fits are superimposed
to the distributions.
The reconstructed spectrum of the absorbed photoelectrons 363
was first used to calibrate the pixel response sector by sector. 364
In the following discussion, all data refer to one of the 365
four sectors at Vbias = −200 V and for an integration time 366
of 12.8 μs. This value has been chosen to collect enough 367
statistics in a reasonable amount of time, without increas- 368
ing the noise contribution, due to the leakage current, too 369
much. Cluster signals were reconstructed by applying a double 370
threshold method on a matrix of 5×5 pixels selected around a 371
candidate cluster seed. Clusters were requested to have a seed 372
pixel with an SNR, S/N, of at least 6.0 and the neighboring 373
pixels an S/N in excess of 4.0. 374
In Fig. 12, we show the spectrum of the cluster signals 375
(left) and the one of the seed pixels only (right). The energy 376
peak of the distribution, including all clusters (mean value 377
≈ 439 ADC), was used to calibrate the pixel response. 378
The analog gain of the full readout chain was found to 379
be ≈ 124 mV/fC, in good agreement with simulations 380
(≈ 130 mV/fC). The energy resolution [full-width at half- 381
maximum (FWHM)] depends on the cluster multiplicity; it is 382
≈ 1.1 keV when all clusters are included (regardless of their 383
size) and is reduced to ≈ 0.7 keV for single-pixel clusters. 384
On the seed value distribution, the peak corresponding to 385
the full charge collection of the 5.9-keV photoelectrons can 386
be recognized at ≈ 449 ADC. The charge deficit of ≈ 1% 387
with respect to the distribution, including all clusters, puts 388
a lower limit to the CCE of the detector. It is interesting 389
to note that also the peak of the 6.5-keV photons, centered 390
at ≈ 500 ADC, can be distinguished. We used the gain 391
information to evaluate the noise performance of the prototype 392
(sensor and electronics). For each pixel, its noise was measured 393
as the rms of the pedestal distribution in dark conditions. The 394
noise distribution for the full matrix is ≈ 12 ADC (two ADCs 395
coming from the readout chain: DAQ and readout boards) 396
which, expressed in electrons after the calibration, is shown 397
in Fig. 13. The mean noise value is found to be ≈ 40 e− at 398
room temperature. 399
In order to study the charge sharing between the pixels in 400
the two configurations, the cluster size and shape were also 401
analyzed, applying both front- and back-side irradiation. The 402
results are shown in Fig. 14, on the left for front illumination 403
and on the right for back illumination. It can be observed, 404
in both cases, how the cluster size is limited to 4 pixels 405
since clusters with a multiplicity larger than 5 are only a 406
small fraction of the total (<1%). This proves how charge 407
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Fig. 13. Noise distribution at room temperature with Vbias = −200 V
and an integration time of 12.8 μs.
Fig. 14. Cluster size at Vbias = −200 V in front illumination (left) and in
back illumination (right).
sharing is small, and the cluster size is mainly affected by the408
photon conversion position. In addition, the observation that409
the cluster size in back illumination is comparable with the410
one in front illumination confirms that, at the selected voltage,411
the sensor is FD and charge collection is dominated by the drift412
mechanism.413
V. CONCLUSION414
In this article, we have demonstrated the feasibility of415
FD-MAPS in a 110-nm CMOS process. The first experimental416
results confirm the expected sensor characteristics for a pixel417
thickness up to 300 μm and a pixel pitch down to 25 μm.418
A large-area active pixel detector is currently under develop-419
ment and will be used to validate the technology in the context420
of a charged-particle tracking experiment. The interest of the421
developed process, however, is not limited to charged-particle422
detection applications. The detection of photons with high423
penetration depth, i.e., X-ray imaging as well as time-resolved424
near-infrared imaging, are potentially interesting application425
scenarios where the proposed technology can be competitive426
with other state-of-the-art approaches.427
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